

LM4947 Boomer[®] Audio Power Amplifier Series **Mono Class D and Stereo Audio Sub-System with OCL Headphone Amplifier and National 3D**

General Description

The LM4947 is an audio subsystem capable of efficiently delivering 500mW (Class D operation) of continuous average power into a mono 8Ω bridged-tied load (BTL) with 1% THD +N, 37mW (Class AB operation) power channel of continuous average power into stereo 32Ω single-ended (SE) loads with 1% THD+N, or an output capacitor-less (OCL) configuration with identical specification as the SE configuration, from a 3.3V power supply.

The LM4947 has six input channels: one pair for a two-channel stereo signal, the second pair for a secondary two-channel stereo input, and the third pair for a differential single-channel mono input. Additionally, the two sets of stereo inputs may be configured as a single stereo differential input (differential left and differential right). The LM4947 features a 32-step digital volume control and eight distinct output modes. The digital volume control, 3D enhancement, and output modes are programmed through a two-wire I2C compatible interface that allows flexibility in routing and mixing audio channels.

The RF suppression circuitry in the LM4947 makes it wellsuited for GSM mobile phones and other portable applications in which strong RF signals generated by an antenna (and long output traces) may couple audibly into the amplifier.

The LM4947 is designed for cellular phones, PDAs, and other portable handheld applications. It delivers high quality output power from a surface-mount package and requires only eight external components in the OCL mode (two additional components in SE mode).

Key Specifications

Features

- I²C Control Interface
- I²C programmable National 3D Audio
- I²C controlled 32 step digital volume control (-59.5dB to +18dB)
- Three independent volume channels (Left, Right, Mono)
- Eight distinct output modes
- Small, 25-bump micro SMD packaging
- "Click and Pop" suppression circuitry
- Thermal shutdown protection
- Low shutdown current (0.1μA, typ)
- RF suppression
- Differential mono and stereo inputs
- Stereo input mux

Applications

- **Mobile Phones**
- PDAs

Boomer® is a registered trademark of National Semiconductor Corporation.

FIGURE 1. Typical Audio Amplifier Application Circuit-Output Capacitor-less

Connection Diagrams 25-Bump micro SMD \overline{A} B $\mathbf c$ D E 5 RHP3D2 LHP3D2 } VOC LHP **RHP** ĵ $\overline{\mathbf{4}}$ RHP3D1 LHP3D1 (CBYPASS) AVDD GND j $MIN+$ MIN-SCL I2CVDD $LS+$ Ĵ $\overline{\mathbf{3}}$ j $\overline{2}$ LIN1 $LIN2$ SDA LSVDD ! **GND** j ĵ $\mathbf 1$ RIN1 ADDR RIN₂ AVDD LS-

Top View

201735d2

micro SMD Marking XYTT GXX \Box

Bump A1 20173507 **Top View XY - Date Code TT - Die Traceability G - Boomer Family XX - H1**

Pin Descriptions

Absolute Maximum Ratings (Note [2\)](#page-9-0)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Operating Ratings

Electrical Characteristics 3.3V (Notes [2](#page-9-0), [7\)](#page-9-0)

The following specifications apply for V_{DD} = 3.3V, T_A = 25°C, and all gains are set for 0dB unless otherwise specified.

 $\overline{1}$

I 2C (Notes [2](#page-9-0), [7\)](#page-9-0)

The following specifications apply for V_{DD} = 5V and 3.3V, T_A = 25°C unless otherwise specified.

I 2C Protocol Information

The I2C address for the LM4947 is determined using the ID_ENB pin. The LM4947's two possible I2C chip addresses are of the form 111110X $_{\textrm{\tiny{1}}}$ 0 (binary), where X $_{\textrm{\tiny{1}}}$ = 0, if ID_ADDR

is logic LOW; and $X^{}_{1}$ = 1, if ID_ENB is logic HIGH. If the I²C interface is used to address a number of chips in a system, the LM4947's chip address can be changed to avoid any possible address conflicts.

Note 1: See AN-450 "Surface Mounting and their effects on Product Reliability" for other methods of soldering surface mount devices.

Note 2: Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 3: Human body model, 100pF discharged through a 1.5kΩ resistor.

Note 4: Typical specifications are specified at +25°C and represent the most likely parametric norm.

Note 5: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 6: Machine Model ESD test is covered by specification EIAJ IC-121-1981. A 200pF cap is charged to the specified voltage, then discharged directly into the IC with no external series resistor (resistance of discharge path must be under 50Ω).

Note 7: All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 8: The given θ_{JA} for an LM4947TL mounted on a demonstration board with a 9in² area of 1oz printed circuit board copper ground plane.

Note 9: Datasheet min/max specifications are guaranteed by design, test, or statistical analysis.

 10

 $\overline{5}$

 $\overline{2}$

 $\overline{1}$

 $0₅$

 0.2

 0.1

0.05

 0.02 0.01

 10

 $\overline{5}$

 $\overline{2}$

 $\overline{1}$

 0.5

 0.2

 0.1

0.05

 0.02

 0.01

 10

 $\overline{5}$

 $\overline{2}$

 $\overline{1}$

 0.5

 0.2

 0.1

 0.05

 0.02

0.01

 $1m$ 2m

 $[HD + N$ (%)

 $1m$ 2m

 $THD + N (%)$

 $1m$ 2m

 $THD + N$ (%)

20173530

20173532

5k 10k 20k

THD+N vs Frequency VDD = 3.3V, R^L = 32Ω**, P^O = 12mW Mode 6, OCL**

 \Box

₩

 2_k

FREQUENCY (Hz)

50 100 200 500 1k

 10

 $\overline{5}$

 $\overline{2}$

 $\overline{1}$

 0.5

 0.2

 0.1

0.05

 0.02

 0.01

0.005

0.002

 0.001

20

 $THD + N \cdot (%$

THD $+ N$ (%)

 $\overline{1}$

 $THD + N$ $(%$

7 H H

FREQUENCY (Hz)

FREQUENCY (Hz)

20173542

 10

9

8

 $\overline{7}$

 6

 $\overline{5}$

 $\overline{4}$

3

 $\overline{2}$

 $\overline{1}$

8

 $\overline{7}$

 $\,6\,$

 $\overline{5}$

 $\overline{\mathbf{4}}$

3 $\overline{\mathbf{c}}$

 $\overline{1}$ $0\frac{1}{2.5}$

180

160

140

 120

100

80 60

40

20

OUTPUT POWER (mW)

SUPPLY CURRENT (mA)

 $0\frac{1}{2.5}$

SUPPLY CURRENT (mA)

Application Information I 2C PIN DESCRIPTION

SDA: This is the serial data input pin. SCL: This is the clock input pin.

ID ENB: This is the address select input pin.

I 2C COMPATIBLE INTERFACE

The LM4947 uses a serial bus which conforms to the I2C protocol to control the chip's functions with two wires: clock (SCL) and data (SDA). The clock line is uni-directional. The data line is bi-directional (open-collector). The maximum clock frequency specified by the I2C standard is 400kHz. In this discussion, the master is the controlling microcontroller and the slave is the LM4947.

The I2C address for the LM4947 is determined using the ID_ENB pin. The LM4947's two possible I2C chip addresses are of the form 111110 X_1 0 (binary), where X_1 = 0, if ID_ADDR is logic LOW; and X_1 = 1, if ID_ENB is logic HIGH. If the IºC interface is used to address a number of chips in a system, the LM4947's chip address can be changed to avoid any possible address conflicts.

The bus format for the I2C interface is shown in Figure 3. The bus format diagram is broken up into six major sections:

The "start" signal is generated by lowering the data signal while the clock signal is HIGH. The start signal will alert all devices attached to the I2C bus to check the incoming address against their own address.

The 8-bit chip address is sent next, most significant bit first. The data is latched in on the rising edge of the clock. Each address bit must be stable while the clock level is HIGH.

After the last bit of the address bit is sent, the master releases the data line HIGH (through a pull-up resistor). Then the master sends an acknowledge clock pulse. If the LM4947 has received the address correctly, then it holds the data line LOW during the clock pulse. If the data line is not held LOW during the acknowledge clock pulse, then the master should abort the rest of the data transfer to the LM4947.

The 8 bits of data are sent next, most significant bit first. Each data bit should be valid while the clock level is stable HIGH.

After the data byte is sent, the master must check for another acknowledge to see if the LM4947 received the data.

The "stop" signal ends the transfer. To signal "stop", the data signal goes HIGH while the clock signal is HIGH. The data line should be held HIGH when not in use.

I²C INTERFACE POWER SUPPLY PIN (I²CV_{DD})

The LM4947's I2C interface is powered up through the I²CV_{DD} pin. The LM4947's I²C interface operates at a voltage level set by the I²CV_{DD} pin which can be set independent to that of the main power supply pin V_{DD} . This is ideal whenever logic levels for the I2C interface are dictated by a microcontroller or microprocessor that is operating at a lower supply voltage than the main battery of a portable system.

TABLE 1. Chip Address

	A7	A6	A5	A4	A3	A2	A1	A0
Chip Address							EC	
$ID_ADDR =$								
$ID_ADDR =$								

TABLE 2. Control Registers

1. Bits MVC0 — MVC4 control 32 step volume control for MONO input

2. Bits LVC0 — LVC4 control 32 step volume control for LEFT input

3. Bits RVC0 — RVC4 control 32 step volume control for RIGHT input

4. Bits MC0 — MC2 control 8 distinct modes

5. Bits N3D3, N3D2, N3D1, N3D0 control programmable 3D function

6. N3D0 turns the 3D function ON (N3D0 = 1) or OFF (N3D0 = 0)

7. Bit OCL selects between SE with output capacitor (OCL = 0) or SE without output capacitors (OCL = 1). **Default is OCL = 0**

8. N3D1 selects between two different 3D configurations

9. SE/Diff-SE/Diff = 0 for SE mode; SE/Diff = 1 for Diff mode

TABLE 3. Programmable National 3D Audio

TABLE 4. Input/Output Control

X = Don't Care

TABLE 5. Output Volume Control Table

1. $x = M$, L, or R

TABLE 6. Output Mode Selection

Note: L and R are selected by modes from Table 4.

On initial POWER ON, the default mode is 000

 $M =$ Mono

 $R = R_{IN}$

 $L = L_{IN}$

SD = Shutdown

MUTE = Mute Mode

 G_M = Mono volume control gain

G_R = Right stereo volume control gain

G_L = Left stereo volume control gain

NATIONAL 3D ENHANCEMENT

The LM4947 features a stereo headphone, 3D audio enhancement effect that widens the perceived soundstage from a stereo audio signal. The 3D audio enhancement creates a perceived spatial effect optimized for stereo headphone listening. The LM4947 can be programmed for a "narrow" or "wide" soundstage perception. The narrow soundstage has a more focused approaching sound direction, while the wide soundstage has a spatial, theater-like effect. Within each of these two modes, four discrete levels of 3D effect that can be programmed: low, medium, high, and maximum (Table 2), each level with an ever increasing aural effect, respectively. The difference between each level is 3dB.

The external capacitors, shown in Figure 6, are required to enable the 3D effect. The value of the capacitors set the cutoff frequency of the 3D effect, as shown by Equations 1 and 2. Note that the internal 20kΩ resistor is nominal (±25%).

$$
f_{3DL(-3dB)} = 1 / 2\pi \times 20k\Omega \times C_{3DL}
$$
 (1)

$$
f_{3DR(-3dB)} = 1 / 2\pi \times 20k\Omega \times C_{3DR}
$$
 (2)

Optional resistors R_{3DL} and R_{3DR} can also be added (Figure 7) to affect the -3dB frequency and 3D magnitude.

20173508

FIGURE 6. External RC Network with Optional R_{3DL} and **R3DR Resistors**

$$
f_{3DL(-3dB)} = 1 / 2\pi * (20k\Omega + R_{3DL}) * C_{3DL}
$$
 (3)

$$
f_{3DR(.3dB)} = 1 / 2\pi \times 20k\Omega + R_{3DR} \times C_{3DR}
$$
 (4)

 Δ AV (change in AC gain) = 1 / 1 + M, where M represents some ratio of the nominal internal resistor, 20kΩ (see example below).

$$
C_{\text{Equivalent}}\left(\text{new}\right) = C_{3D} / 1 + M\tag{6}
$$

LM4947

$$
f_{3dB} (3D) = 1 / 2\pi (1 + M)(20k\Omega * C_{3D})
$$
 (5)

$$
(5)
$$

PCB LAYOUT AND SUPPLY REGULATION CONSIDERATIONS FOR DRIVING 8Ω **LOAD**

Power dissipated by a load is a function of the voltage swing across the load and the load's impedance. As load impedance decreases, load dissipation becomes increasingly dependent on the interconnect (PCB trace and wire) resistance between the amplifier output pins and the load's connections. Residual trace resistance causes a voltage drop, which results in power dissipated in the trace and not in the load as desired. For example, 0.1Ω trace resistance reduces the output power dissipated by an 8Ω load from 158.3mW to 156.4mW. The problem of decreased load dissipation is exacerbated as load impedance decreases. Therefore, to maintain the highest load dissipation and widest output voltage swing, PCB traces that connect the output pins to a load must be as wide as possible.

Poor power supply regulation adversely affects maximum output power. A poorly regulated supply's output voltage decreases with increasing load current. Reduced supply voltage causes decreased headroom, output signal clipping, and reduced output power. Even with tightly regulated supplies, trace resistance creates the same effects as poor supply regulation. Therefore, making the power supply traces as wide as possible helps maintain full output voltage swing.

POWER DISSIPATION AND EFFICIENCY

In general terms, efficiency is considered to be the ratio of useful work output divided by the total energy required to produce it with the difference being the power dissipated, typically, in the IC. The key here is "useful" work. For audio systems, the energy delivered in the audible bands is considered useful including the distortion products of the input signal. Sub-sonic (DC) and super-sonic components (>22kHz) are not useful. The difference between the power flowing from the power supply and the audio band power being transduced is dissipated in the LM4947 and in the transducer load. The amount of power dissipation in the LM4947 is very low. This is because the ON resistance of the switches used to form the output waveforms is typically less than 0.25Ω. This leaves only the transducer load as a potential "sink" for the small excess of input power over audio band output power. The LM4947 dissipates only a fraction of the excess power requiring no additional PCB area or copper plane to act as a heat sink.

The LM4947 also has a pair of single-ended amplifiers driving stereo headphones, R_{HP} and L_{HP} . The maximum internal power dissipation for R_{HP} and L_{HP} is given by equation (9) and (10). From Equations (9) and (10), assuming a 5V power supply and a 32 Ω load, the maximum power dissipation for L_{HP} and R_{HP} is 40mW, or 80mW total.

$$
P_{\text{DMAX-LHP}} = (V_{DD})^2 / (2\pi^2 R_L): \text{Single-ended Mode} \qquad (7)
$$

$$
P_{\text{DMAX-RHP}} = (V_{\text{DD}})^2 / (2\pi^2 R_L): \text{Single-ended Mode} \qquad (8)
$$

The maximum internal power dissipation of the LM4947 occurs when all 3 amplifiers pairs are simultaneously on; and is given by Equation (11).

$$
P_{\text{DMAX-TOTAL}} = \newline P_{\text{DMAX-SPKROUT}} + P_{\text{DMAX-LHP}} + P_{\text{DMAX-RHP}} \tag{9}
$$

The maximum power dissipation point given by Equation (11) must not exceed the power dissipation given by Equation (12):

$$
P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}
$$
 (10)

The LM4947's T_{JMAX} = 150°C. In the ITL package, the LM4947's θ_{JA} is 65°C/W. At any given ambient temperature T_A , use Equation (12) to find the maximum internal power dissipation supported by the IC packaging. Rearranging Equation (12) and substituting $P_{DMAX\text{-}TOTAL}$ for P_{DMAX} ' results in Equation (13). This equation gives the maximum ambient temperature that still allows maximum stereo power dissipation without violating the LM4947's maximum junction temperature.

$$
T_A = T_{JMAX} - P_{DMAX-TOTAL} \theta_{JA}
$$
 (11)

For a typical application with a 5V power supply and an 8Ω load, the maximum ambient temperature that allows maximum stereo power dissipation without exceeding the maximum junction temperature is approximately 104°C for the ITL package.

$$
T_{JMAX} = P_{DMAX-TOTAL} \theta_{JA} + T_A \tag{12}
$$

Equation (14) gives the maximum junction temperature T_{JMAX} . If the result violates the LM4947's 150°C, reduce the maximum junction temperature by reducing the power supply voltage or increasing the load resistance. Further allowance should be made for increased ambient temperatures.

The above examples assume that a device is a surface mount part operating around the maximum power dissipation point. Since internal power dissipation is a function of output power, higher ambient temperatures are allowed as output power or duty cycle decreases. If the result of Equation (11) is greater than that of Equation (12), then decrease the supply voltage, increase the load impedance, or reduce the ambient temperature. If these measures are insufficient, a heat sink can be added to reduce θ_{JA} . The heat sink can be created using additional copper area around the package, with connections to the ground pin(s), supply pin and amplifier output pins. External, solder attached SMT heatsinks such as the Thermalloy 7106D can also improve power dissipation. When adding a heat sink, the θ_{JA} is the sum of θ_{JC} , θ_{CS} , and θ_{SA} . (θ_{JC} is the junction-to-case thermal impedance, $\ddot{\theta}_{CS}$ is the case-to-sink thermal impedance, and θ_{SA} is the sink-to-ambient thermal impedance). Refer to the Typical Performance Characteristics curves for power dissipation information at lower output power levels.

POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. Applications that employ a 5V regulator typically use a 1µF in parallel with a 0.1µF filter capacitors to stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response. However, their presence does not eliminate the need for a local 1.1µF tantalum bypass capacitance connected between the LM4947's supply pins and ground. Keep the length of leads and traces that connect capacitors between the LM4947's power supply pin and ground as short as possible. Connecting a 2.2µF capacitor, C_B, between the BYPASS pin and ground improves the internal bias voltage's stability and improves the amplifier's PSRR. The PSRR improvements increase as the bypass pin capacitor value increases. Too large, however, increases turn-on time and can compromise the amplifier's click and pop performance. The selection of bypass capacitor values, especially C_B, depends on desired PSRR requirements, click and pop performance (as explained in the section, Proper Selection of External Components), system cost, and size constraints.

SELECTING EXTERNAL COMPONENTS

Input Capacitor Value Selection

Amplifying the lowest audio frequencies requires high value input coupling capacitor (C_i in Figures 1 & 2). A high value capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however, the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 150Hz. Applications using speakers with this limited frequency response reap little improvement by using large input capacitor.

The internal input resistor (R_j) , nominal 20k Ω , and the input capacitor (C_i) produce a high pass filter cutoff frequency that is found using Equation (15).

$$
f_c = 1 / (2\pi R_i C_i)
$$
 (13)

As an example when using a speaker with a low frequency limit of 150Hz, C_i , using Equation (15) is 0.053µF. The 0.22µF C_i shown in *[Figure 1](#page-1-0)* allows the LM4947 to drive high efficiency, full range speaker whose response extends below 40Hz.

Bypass Capacitor Value Selection

Besides minimizing the input capacitor size, careful consideration should be paid to value of C_B , the capacitor connected to the BYPASS bump. Since $\textsf{C}_\textsf{B}$ determines how fast the LM4947 settles to quiescent operation, its value is critical when minimizing turn-on pops. The slower the LM4947's outputs ramp to their quiescent DC voltage (nominally $V_{DD}/2$), the smaller the turn-on pop. Choosing ${\mathsf C}_{\mathsf B}$ equal to 1.0µF along with a small value of ${\sf C}_{\sf i}$ (in the range of 0.1µF to 0.39µF), produces a click-less and pop-less shutdown function. As discussed above, choosing C_i no larger than necessary for the desired bandwidth helps minimize clicks and pops. C_B 's value should be in the range of 5 times to 7 times the value of C_{i} . This ensures that output transients are eliminated when power is first applied or the LM4947 resumes operation after shutdown.

Revision History

Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 **National Semiconductor Asia Pacific Customer Support Center** Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560